

Design and Integrate Real Time Clock and Temperature Digital Signal Processing with ARM System

H S Wang¹, A B Jambek², K H Boey³, M N A Mohd Alias⁴, S F R Faezal⁵, M N Md Isa⁶

^{1,2,4,5,6} School of Microelectronic Engineering, University Malaysia Perlis (UniMAP), Perlis, Malaysia

³ Communications Infrastructure Group, Intel Microelectronic Engineering (M) Sdn. Bhd, Bayan Lepas FIZ Phase III, Penang, Malaysia.

E-mail: wanghs92@gmail.com, asral@unimap.edu.my

Abstract. The integrated circuit had been developed rapidly from microprocessor to microcontroller and System-on-Chip (SoC) just happen within a few decade. The development is continuing as the demand for the functionality increase. The Real Time Clock (RTC) is one of the peripherals most widely used inside the microcontroller. Besides, when Moore's law is still applied, the number of transistor will increase, so does the temperature. Thus, the temperature digital signal processing (TDSP) unit had become an important peripheral to monitor the system-on-chip temperature. In this paper, these two Intellectual Property which are RTC and TDSP are designed and integrated into ARM system. The system architecture and implementation strategies are discussed. The results were run and simulated in the Synopsys software.

1. Introduction

The embedded system had evolve since it had been created. Since then, more and more transistor and function had been integrated together to accomplish the task. The system had already become the System-on-Chip (SoC), which all the peripherals are integrated into a single chip. The advantages of SoC are the overall performance and time to market compare to traditional Application Specific Integrated Circuits (ASIC) [1–3].

The most common component for a SoC is the Real Time Clock (RTC). It is widely used in many microcontroller or embedded system. For example, some of the devices need to record the real time when collecting the data [4]. The real time can provide the analyzer how the period of a particular data formed. The other common component that is widely used is the Temperature Digital Signal Processing (TDSP). It is needed when number of the transistors are increasing, and the temperature can be a disaster to the board [5]. The TDSP can prevent the processor and the peripheral overheat and cut off the power supply if necessary.

In this paper, two IP which are RTC and TDSP will be integrated into the ARM system. The ARM system include the Cortex-M0 core processor, the AMBA bus [6–8] and other ARM peripherals. The ARM system is readily to be use in order to reduce the time to market. The ARM system allow designer to modify, to suit the need. Some of the passed research also been review and compare in the following section. Design strategies are discuss in the methodology section. Result and discussion show the successful integration and verification using hardware software co-verification.

2. Literature Review

In paper [9], a landmine system on chip detector was designed and implemented on FPGA. The design was using AMBA bus architecture as the on-chip bus to achieve a high-speed processing. The system architecture is made up of a processor, a concurrent processor, and some ports as shown in Figure 1. The input data will be transferred from a Digital Analogue Converter (DAC) in the processor. Then, the concurrent processor will process the signal. The result will be shown at the output port. This process will be repeated for the detection. A comparator inside the concurrent processor will compare the pre-stored value inside the memory.




Figure 1. The block diagram of landmines architecture [9].

In paper [10], the author proposed a changeable processor platform in order to reduce time to market. The design includes modules which are the building blocks for most of the embedded application, such as timer, GPIO as shown in Figure 2. The design processor used in the design are ARM9 based processor and the PalmBus as the bus architecture. The CPU interface controller handles the signal between the processor and the PalmBus. The controller can decode up to 64MB address. The PalmBus will receive either read or write requests from the processor. The design was run on the Spartan3 and run with 33.3MHz. The design claims that only 19% FPGA slices are used and is suitable for more modules using this platform.




Figure 2. : The changeable processor architecture [10].

In paper [11], a power-efficient x86 processor and an AMBA bus architecture system on chip was proposed. The PKUnity86 and an AMD Geode GX2 processor is designed to support massive PC software resources such as Microsoft Windows. The design was implemented on Virtex-4 LX200 FPGA. The designer needs to take care of address space, memory, I/O and interrupt allocation, external float point unit exception, cache coherence that are huge differences between AMBA and the Windows system. The function of XAB component is to translate the transaction GeodeLink to AHB. The design was downloaded into FPGA and run with Windows XP BIOS.




Figure 3. : The mixed x86 processor and AMBA architecture [11].

In paper [12], a AHB-DMA controller has been reviewed and shown in Figure 4. The Direct Memory Access (DMA) is the memory that is able to transfer the data from the bus and the IP directly for a given programmed count. Initially, the processor will start to program the operational registers of the AHB-DMA. The DMA will start to transfer data after receive the control word register and will generate interrupt after the process. The DMA enable to the processor away from transfer a long data.




Figure 4. : The proposed DMA structure [12].

In paper [13], an APB controller and the peripheral devices had been integrated. The design architecture is based on the standard AMBA protocol. The design only focus on APB side and integrated with IP modules such as keypad decoder, timer, seven segment decoder, UART as shown in Figure 5. The AHB to APB Bridge is the master for the APB and the APB controller will control the flow of data and control signals. The design was implemented on the SPARTAN 3 board with 50MHz.




Figure 5. The APB controller on APB side [13].

In conclusion, several system architecture had been reviewed. Each of the design has its advantages, and challenges. Some the design had shown how to design and the way to implement on hardware which are useful for this paper.

3. Methodology

In this paper, the design start by using the ready to use ARM Cortex-M system design kit as the base system. The system include several peripheral such as AHB bus components, UART, GPIO. The design of two reusable IP are integrate into the system and create a multipurpose microcontroller. The design of RTC is include function controller, counter binary frequency divider and also an AMBA interface as shown in Figure 6 based on [14]. The RTC is consider the leap year feature, which the date will increase one day in every four years. Besides, alarm function also included in this IP. The counter resolution for this IP will up to plus minus 1 millisecond per counter. This will increase the accuracy of the clock.




Figure 6. The design block diagram of RTC.

Next, Temperature Digital Signal Processing (TDSP) is design to monitor the temperature of the chip especially the part that has highly usage. The architecture in block diagram of TDSP is shown in Figure 7 based on [15]. The design also include AMBA bus protocol signal for reuse purposes. An interface register, function controller, programmable watchdog, and interrupt generator are the main components for this TDSP. The TDSP is able to give interrupt to the processor when the surrounding is overheat and

prevent hard fault on the chip. The conception of the TDSP is the processor will set a threshold value for the TDSP to compare the signal receive from Analogue Digital Converter (ADC). An interrupt will send out to the processor when the ADC value is higher than the threshold value.




Figure 7. The block diagram for TDSP.

The overall system architecture is shown in Figure 8. All the IP are then integrated into the system with the memory map which is designed as shown in Table 1.




Figure 8. Overall system block diagram.

Table 1. Memory Map for the system.

Module	Base Address	End Address
ROM	0x0000_0000	0x0000_FFFF
RAM	0x2000_0000	0x2000_FFFF
Timer0	0x4000_0000	0x4000_0FFF
Timer1	0x4000_1000	0x4000_1FFF
Dualtimer	0x4000_2000	0x4000_2FFF
UART0	0x4000_4000	0x4000_4FFF
UART1	0x4000_5000	0x4000_5FFF
UART2	0x4000_6000	0x4000_6FFF
RTC	0x4000_7000	0x4000_7FFF
Watchdog	0x4000_8000	0x4000_8FFF
TDSP	0x4000_9000	0x4000_9FFF
GPIO0	0x4001_0000	0x4001_0FFF
GPIO1	0x4001_1000	0x4001_1FFF

Subsequently, an application for the processor is added. The program is generated using Keil software. The application use C language to test the design by input the time and date. The program let the RTC to run for a few cycle before other input. The alarm included by set a certain time to trigger the interrupt. Next, the TDSP is provided with the threshold value, and a model input from ADC was created in the testbench.

4. Result and Discussion

The Figure 9 show that the simulation waveform run in Synopsys. The important signal for the RTC was highlighted which are seconds, minutes, hours, date, months and years. The data 0x5096_9670 is transfer using write data bus which is known as PWDATA. The time shown is 08:18:52am and 21st June 2017. The design for date, month and years shown are not exactly the value as the time. This is because the design of RTC is initiate the value to zero and the software can adjust the value by plus one. The Figure 10 show the value input to TDSP. The TDSP show the interrupt when the value of ADC show high which the value from temperature sensor (INPUTADC) is 2'b11 and the interrupt is occurred in PRDATA which is 2'b10. The system and the support documents was obtained from ARM official website [14–15] through ARM University Program.




Figure 9. The test waveform of RTC.




Figure 10. : The test waveform of TDSP.

5. Conclusion

This paper has presented the design of a system on chip microcontroller system. The primary goal of this effort is to design the reusable IP and integrate into the AMBA platform. The most widely used IP such as RTC and TDSP are chosen as the IP to integrate. The result was run on Synopsys tool and the simulation result showed was same as intended. In future study, more and more IP can be design and integrate into this microcontroller so that the microcontroller is multi-function.

Acknowledgment

This research was part of 3D (Demand, Driven, and Development) program supported by TalentCorp Malaysia.

References

- [1] Brás A 2002 Systems on Chip: Evolutionary and revolutionary trends *3rd Internal Conf on Computer Architecture* (Portugal: Universidade do Minho) pp 121-128
- [2] Dakua B R, Hossain M I and Ahmed F 2015 Design and implementation of UART serial communication module based on FPGA *Int Conf on Materials, Electronics & Information Eng.* (Bangladesh: University of Rajshahi)
- [3] Hu W, Guo H, Geng H, Zhang K, Liu J and Liu X 2017 A novel design of software System on Chip for embedded system *J. Signal Process Syst.* **86** pp 135–147
- [4] Zhang W, Yuan Y, Liu Y, Zhang Y and Jiang X 2014 A security coprocessor embedded System-on-Chip architecture for smart metering, control and communication in power grid *12th IEEE Int Conf on Solid-State and Integrated Circuit Technology* (China: Guilin) pp 1–3
- [5] He Z, Peng Z and Eles P 2010 Multi-temperature testing for core-based System-on-Chip *Design, Automation & Test in Europe Conf & Exb* (Germany: Dresden) pp 208-213
- [6] Jalle J, Abella J, Quifiones E, Fossati L, Zulianello M and Cazorla F J 2014 AHRB: A high-performance time-composable AMBA AHB bus *19th Real-Time and Embedded Technology and Applications Symp.* (Germany: Berlin) pp 225–236
- [7] Liu J, Liu L, Yin S and Wei S 2012 An on-chip interconnect mechanism for multi-processor SoC *Recent Adv. Comput. Sci. Inf. Eng.* vol 2, ed Z Qian, L Cao and et al (Germany: Springer-Verlag Berlin Heidelberg) pp 779–785
- [8] Shankar, Girdhar D and Shukla N K 2014 Design and verification of AMBA APB protocol *Int. J. Comput. Appl.* **95** pp 29–35
- [9] Keche K and Mankar K 2016 Implementation of AMBA compliant SoC design for the application of detection of landmines on FPGA *3rd Int. Conf. on Advanced Computing and Communication Systems* (India: Coimbatore) **1** pp 1–6
- [10] Haq E U, Hafeez M K, Khan M S, Sial S and Riazuddin A 2009 FPGA implementation of a low power, processor-independent and reusable System-on-Chip platform *Int Conf on Emerging Technologies* (Pakistan: Islamabad) pp 337–341
- [11] Huang K, Lu J, Pang J, Zheng Y, Li H, Tong D and Cheng X 2010 FPGA prototyping of an AMBA-based windows-compatible SoC *18th Annual ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays* (US: Monterey California) pp 13–22
- [12] Sharma C 2011 General purpose AHB-DMA controller *Int. J. Comp. Tech. Appl.* **2** pp 248–252
- [13] Roopa M, Aswatha A R and Vani R M 2012 Implementation of Advanced Peripheral Bus based devices for SOC application *Int. J. of Comput. Sci. and Inf. Tech. & Security* **2** pp 90–96
- [14] Alias M N A M and Mohyar S N 2017 Architectural design proposal for real time clock for wireless microcontroller unit *EPJ Web of Conferences* vol 162, ed M H A Wahid (Malaysia: Port Dickson) p 01072
- [15] Faezal S F R, Isa M N M, Harun A, Mohyar S N and Jambek A B 2017 On-chip temperature-based digital signal processing for customized wireless microcontroller *EPJ Web of Conferences* vol 162, ed M H A Wahid (Malaysia: Port Dickson) p 01071
- [16] ARM Limited 2018 Supporting academia towards tomorrow's technology *ARM Limited*.
- [17] ARM Limited 2013 Cortex™ -M system design kit technical reference mmanual pp 1–168