Heart-rate Monitoring System Design and Analysis Using a Nios II Soft-core Processor

Lim Chun Keat, Asral Bahari Jambek, and Uda Hashim

Abstract— The heart rate of a person is able to tell whether they are healthy. A heart-rate monitoring device is able to measure or record the heart rate of a person in real time, it is an electrocardiogram (ECG) whether or photoplethysmogram (PPG). In this work, a microprocessor system loaded with a heart-rate monitoring algorithm is implemented. The microprocessor system is the Nios II processor system, which interfaces with an analogue-to-digital converter (ADC) and a pulse sensor. A beat-finding algorithm is used in the microprocessor system for heart rate measurement. An experiment is carried out to analyse the functionality of the microprocessor system loaded with the algorithm. The results show that the detected heart rate is in the range of the average human being's heart rate. The signal flow within the microprocessor system is observed and analysed using SignalTap II from Quartus' software. Based on a power analysis report, the proposed microprocessor system has a total power dissipation of around 218.26 mW.

Keywords-Pulse sensor, PPG, Heart rate, FPGA, Nios II.

I. INTRODUCTION

A heart-rate monitor is a device that measures or records the heart rate of a person in real time. A heart rate reveals the health condition of a person. This device performs noninvasive heart-rate monitoring by measuring physiological signals, using either an electrocardiogram (ECG) or a photoplethysmogram (PPG). Electrocardiography measures the electrical activities of the heart by using electrodes placed on the person's body for a given period of time[1]. Photoplethysmography measures the change of volume within an organ or tissue such as the skin through an optical approach[2]–[5].

Photoplethysmography is currently widely used in heart-rate monitoring devices, especially portable devices. The PPG is used to calculate the heart rate and inter-beat interval. Some PPG-based systems are able detect the blood oxygen level (SpO2)[3], [5]. Most PPG-based systems use a light-based sensor where the sensor mechanism detects the refraction and transmission of light. Certain PPG-based systems use more than one wavelength of light to improve the accuracy of the PPG, especially in pulse oximetry.

In this paper, a heart-rate measurement algorithm is implemented in a microprocessor system that interfaces with an ADC and a pulse sensor. Section II discusses several

Lim Chun Keat and Asral Bahari Jambek are with School of Microelectronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia, (e-mail: wally.ck24@gmail.com, asral@unimap.edu.my).

Uda Hashim is with Insituite of Nano Electronic Engineering, Universiti Malaysia Perlis, Perlis, Malaysia, (e-mail: uda@unimap.edu.my).

existing pulse-based acquisition systems, while Section III presents the methodology of implementing a microprocessor system loaded with a heart-rate measurement algorithm in a Field Programmable Gate Array (FPGA) and the experimental set-up of a FPGA interfacing with an ADC and a pulse sensor. In Section IV, the experimental results obtained from the system are discussed. Finally, Section V concludes this paper.

II. LITERATURE REVIEW

In paper [5], a pulse oximetry system with motion artefact reduction based on Fourier analysis is introduced. Fig. 1 shows the block diagram of the proposed system, where the dotted boxes contain the sensor, the FPGA, the logic analyser (LA) and the personal computer (PC). In this system, a control signal is generated by the FPGA and sent to the PCB where analogue filtering is performed. In analogue filtering, the PCB receives the control signal from the FPGA and a signal from the photodiode that is converted from the light received from an LED. The signal is filtered and sent to the ADC where the signal will undergo digitalization. The digitalized signal is captured by a logic analyser and sent to the PC. Motion artefact reduction and SpO₂ calculation will take place in the PC. The purpose of motion artefact reduction is to reduce the effect of noise caused by the motion artefact. The proposed system is used to calculate SpO₂ or blood-oxygen levels, as well as to perform PPG signal acquisition.




Fig. 1. Block diagram of the proposed pulse oximetry system [5].

The authors in paper [6] present a high-speed pulse data acquisition system based on an FPGA and a USB interface. The acquisition system consists of an HK-2000G pulse transducer, a Cyclone II series FPGA chip, an FTDI USB communication interface chip, a memory chip, an amplifier and filter circuits, a 16-bit A/D converter and a PC. Fig. 2 illustrates the block diagram of the pulse data acquisition system. The pulse signal is captured in real time from the sensor through the ADC. The signal is sampled by the ADC and stored in the PC's memory by the FPGA. The FPGA

This research was supported in part by Fundamental Research Grant Scheme, Ministry of Higher Education, Malaysia (FRGS Phase 1/2014).

allows the data to be transferred to the PC through the USB interface, where the data is presented on the screen by using the PC's software. The system is developed to help doctors to analyse the pulse condition's information in real time.




Fig. 2. Block diagram of the proposed pulse data acquisition system [6].

An FPGA-based Remote Pulse Rate Detection system is introduced by the authors in paper [7]. The proposed system uses the photoplethysmographic imaging method for pulse detection, where a low-cost digital camera is used as an image sensor for the system. A block diagram of the proposed system is illustrated in Fig. 3, showing the FPGA, the camera, an LCD and an SD card. The FPGA consists of a video pipeline and the proposed algorithm. The video pipeline carries out image processing from the camera. The proposed algorithm is a novel algorithm which is used for pulse rate measurement. In this proposed system, the pulse rate can be measured by placing a palm 20 cm away from the camera.




Fig. 3. Block diagram of proposed system [7].




Fig. 4. Block diagram of the proposed pulse monitoring system [8].

In paper [8], a pulse monitoring system based on a feedback algorithm is introduced. In this system, a low power, 8-bit microcontroller with a built-in ADC is used. Besides the microcontroller, the system consists of an HK-2000B-type pulse sensor, an LCD display, LEDs, a Debug interface and buttons. The pulse monitoring system is illustrated in Fig. 4. A feedback algorithm is used in the microcontroller system to improve the detection accuracy of the pulse signal. The results show that the feedback algorithm does not reduce the accuracy of the system.

The authors in paper [9] implemented a pulse signal detection system with Bluetooth transmission. The structure of the system is illustrated in Fig. 5 and it consists of a pulse

sensor, an Arduino microcontroller board, Bluetooth modules and a PC management platform. In the proposed system, the pulse signal is sampled by a built-in ADC of the Arduino microcontroller after the signal has been filtered and amplified. After the pulse signal is digitalized, data processing will be carried out on the pulse signal in the Arduino microcontroller board to calculate the pulse rate and time between heartbeats. The calculated results will be transmitted to the PC management platform though the Bluetooth modules. The PC management platform displays the calculated result and the pulse signal on the screen using processing software. Some of the related data are stored in the form of text file on the PC for further research.



Fig. 5. Structure of the pulse signal detection system [9].

TABLE 1 COMPARISON OF EXISTING MICROPROCESSOR SYSTEMS WITH AN ADC FOR BIOMEDICAL APPLICATION

Reference	[5]	[6]	[7]	[8]	[9]
System	PC	PC	Dedicated control block	8-bit µc	Arduino µc and PC
ADC	Yes	16-bit ADC	No	μc Built-in	µc Built-in
Application	Pulse oximetry	Pulse analysis	Remote pulse rate measurement	Pulse monitoring	PPG signal analysis
Algorithm	SpO ₂ calculation and motion artifact reduction	Hilbert- Huang transform	Image processing and novel pulse rate measurement algorithm	Feedback algorithm	Heart rate and time between heartbeats calculation
Hardware	FPGA, ASIC, PC	FPGA, ASIC, PC	FPGA	ASIC	ASIC, PC

Several existing pulse-based acquisition systems are reviewed in this paper. The features of the existing systems are tabulated in Table I. Based on Table I, some of the systems used the PC as a main control or platform to execute the algorithm and display the results on the screen of the PC, while some of the acquisition systems are microcontrollerbased systems. However, a custom design controller module is used in the acquisition system. Among the existing systems, most systems contain an ADC, such as a built-in ADC and an ADC chip. Pulse-based acquisition systems are normally able to detect pulse rates. However, some of the pulse-based acquisition systems are also able to detect blood oxygen levels. The algorithms of the systems are various, and the choice of algorithm depends on the designer of the system. The algorithm may include results' calculation, filtering and noise reduction. The choice of the system's hardware depends on the designer, and may integrate an FPGA or applicationspecific integrated circuit (ASIC), interface with a PC or have a combination of the two.

III. METHODOLOGY

In the previous section, the existing heart-rate monitoring systems are discussed; this section explains the algorithm for INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2016, VOL. 62, NO. 3, PP. 283-288 Manuscript received February 24, 2016; revised September, 2016. DOI: 10.1515/eletel-2016-0039

heart-rate monitoring and the proposed microprocessor system that interfaces with an ADC and a pulse sensor. The proposed system is a Nios II microprocessor system that is implemented on an FPGA to interface with the ADC and the pulse sensor. The system architecture consists of a Nios II economy version soft-core processor, two 32 Mb SDRAMs with an SDRAM controller, a 32 Kb on-chip memory, a timer module, an Avalon bus, a Joint Test Action Group (JTAG), a universal asynchronous receiver transmitter (UART) and the general input and output (GPIO). Fig. 6 shows the block diagram of the proposed microprocessor system with an ADC and a pulse sensor. In this system, the interval period of the timer module is 500µs. The ADC used for signal conversion between the pulse sensor and microprocessor system is an 8-bit microprocessor-compatible ADC integrated circuit (IC) from National Semiconductor, ADC0804. The ADC0804 is an 8-bit successive approximation ADC and has one differential analogue voltage input [10]. In the proposed system, ADC0804 receives an analogue input from the pulse sensor and provides an 8-bit digital output to the microprocessor system through the GPIO.




Fig. 6. Block diagram of a microprocessor system with an ADC and a pulse sensor.

In this work, a non-invasive heart-rate monitoring sensor is used, which is a PPG-based pulse sensor. The pulse sensor is an optical-based heart-rate sensor with the model name SN-PULSE from Cytron Technologies. This pulse sensor operates by emitting light from the green LED to human skin and tissue, and receives the reflected light from the skin and tissue with a photodiode. The pulse sensor interfaces easily with the microprocessor system or microcontroller, which operates with a 5V supply and does not require an external circuit in order for the sensor to operate. The pulse sensor has built-in amplification and a noise-cancellation circuit that improves the output signal. The sensor has a single analogue output and the output voltage range is between 0V to 5V, where the output signal amplitude is dependent on the light reflected or absorbed by the skin and tissue, while the sensor is attached to a human finger.

The analogue output from the pulse sensor is converted into 8-bit digital output data, and sent to the microprocessor system by the ADC0804 IC. It interfaces with a microprocessor using an 8-bit parallel data port. The ADC0804 is selected due to the fact that it is 8-bit microprocessor-compatible and it is able to receive an analogue-input voltage range that is the same as the analogue output of the pulse sensor. The circuit configuration of the ADC0804 is set in a free running configuration. Fig. 7 shows the free running configuration of the ADC0804 for this work. In this configuration, an RC circuit that consists of a 150pF capacitor and a 10K ohm resistor is used as a clocking circuit for the ADC0804, which allows the ADC to use selfclocking instead of an external clock. With this configuration, the analogue input is converted into a digital output automatically by the internal clock. A conversion time of approximate 100 μ s is required for the analogue input to be converted into 8-bit digital data successfully [10].




Fig. 7. The free running configuration of the ADC0804.




Fig. 8. System interconnection of the proposed microprocessor system in Qsys

The microprocessor system's design is developed by integrating the modules or components together, using the Qsys tool from the Quartus II software [11]. The system's design is compiled and synthesized by using Quartus II software. Its I/O contact is assigned to the system design by Quartus II based on the Cyclone II EP2C70F896C7 FGPA chip. The synthesized system design is downloaded to a Cyclone II EP2C70F896C7 FGPA chip in the Altera DE2-70 Board by using the Quartus II programmer. Fig. 8 shows the system interconnection of the proposed microprocessor system in the Qsys tool. The system interconnection is based on the block diagram of the microprocessor system illustrated in Fig. 6. In this system, a phase-locked loop (PLL) module is used to provide two 50 MHz -0.3 ns shifted clocked pulses to two 32Mb SDRAMs.

The Nios II Software Build Tool is a tool chain for Nios II processor where it is used to compile an application program for the processor, provide a driver and hardware abstraction layer (HAL) support to the processor and download the program-to-program application's memory of the microprocessor system [12]. In this work, the application program is developed based on the heart-rate monitoring algorithm and data acquisition system. In the application program, a timer interrupt is activated to perform periodic sampling on the analogue input from the pulse sensor by receiving 8-bit digital output data from the ADC, and storing the data on the SDRAM 1. Since the timer interval period is 500µs, the sampling rate of the microprocessor system is 2kS/s. By setting the timer interrupt, the microprocessor system will sample the data consistently. Once a certain amount of data is stored (1000 data points), the heart-rate monitoring algorithm is carried out by the microprocessor system and the results, such as an inter-beat interval (IBI) and beats per minute (bpm), are stored in the SDRAM 2. At same time, the results are shown in the Nios II console through JTAGUART.




Fig. 9. Flow chart of the beat-finding algorithm for heart-rate monitoring.

The algorithm used for heart-rate monitoring is a beatfinding algorithm. The beat-finding algorithm is a peak detection-based algorithm and the algorithm is based on a "PULSE SENSOR AMPED" website [13]. Fig. 9 shows a simplified flow chart of the beat-finding algorithm for the microprocessor system. The algorithm starts by reading the input data from the SDRAM 1. A peak-finding process will be carried out on the data read from the SDRAM 1. By using the detected peaks, a pulse can be identified based on amplitude of the peaks and the duration between the peaks. The process is repeated until a correct pulse is determined. Once the correct pulse is identified, the IBI is calculated by measuring a period of the pulse between the two nearest peaks and the IBI value is stored in the SDRAM 2. When 10 IBI values are stored, the BPM is calculated by dividing the total of the IBI value by 10 (Total IBI / 10) and the BPM is stored on the SDRAM 2. In the Nios II console, IBI and BPM values are presented. Fig. 10 shows the pseudocode for the beat-finding algorithm.




Fig. 10. Pseudocode.

An experiment is set-up to test the functionality of the microprocessor system and beat-finding algorithm. The microprocessor system's design is loaded onto the FPGA board. The FPGA board with an ADC and a pulse sensor is illustrated in Fig. 11. A 25-year-old male student is used as the test target for the heart-rate monitoring. In this experiment, the pulse sensor is attached to the finger for heart-rate measurement.




Fig. 11. Microprocessor system in the FPGA board with an ADC and a pulse sensor.

IV. RESULTS AND DISCUSSION

In this section, the results of an experiment with the heartrate monitoring system are observed and discussed. In addition, the signal flow within the microprocessor system is discussed in detail. An experiment is set-up to measure the heart rate of a 25-year-old male student, with the pulse sensor attached to a finger. The student is in a resting position (sitting on a chair). From the experiment, the results show that the



bpm range is between 68 bpm and 82 bpm. This is within the range of the average resting heart rate, which is between 60 bpm to 100 bpm. This proved that the heart-rate monitoring system is working as intended. In Fig. 12, the IBI and the bpm values are presented in the Nios II console.

L Problems E Tasks III Console III Properties III Nos II Console	* * * * * *
en jordguneten - odde: USB-Baster on localhost (USB-0) device ID: 1 instance ID: 0 name: plaguert ()	
DM rbacker	0
pas	
181-134	
170-01	
182-130	
EM9-41	

Fig. 12. Nios II console presenting the IBI and bpm values of the target male student.

In order to observe the signal flow in the microprocessor system, SignalTap II from the Quartus II software is used to capture the data transfer within the microprocessor system. SignalTap II is an embedded logic analyser that captures and displays signals in the circuit design [14]. In SignalTap II, all the inputs and outputs are probed to capture the signal flow. The inputs and outputs are the interfaces between the microprocessor and the SDRAMs, and the interfaces between the microprocessor and the ADC, repectively. The clock source for the signal tap is set using the 50MHz clock source

from the DE2-70 board. The data-sample depth is 8k, and the storage qualifier is set as a transitional type. In this embedded logic analyser, three situations are selected to observe the signal flows that are storing data from the ADC to the SDRAM 1 (DRAM0), reading data from the SDRAM 1 and storing the resulting data to the SDRAM 2 (DRAM1). The waveform in Fig. 13, Fig. 14 and Fig. 15 are the captured data obtained by using the SignalTap II embedded analyser in real time. Fig. 13 shows the write operation on the SDRAM 1 by storing the data obtained from the ADC. The green box in Fig. 13 shows the write operation on the SDRAM 1 with data from the ADC output. In Fig. 13, the ADC output (ADCIN) value is 7DH. When the write operation on the SDRAM 1 is carried out, the write enable signal (DRAMO WE N), the column address strobe (DRAMO CAS N) and the chip select signal (DRAMO CS N) are set to low, while the row address strobe (DRAMO RAS N), clock enable (DRAMO CKE) and system clock input (DRAMO CLK) are set to high [8]. With the address bus (DRAMO A and DRAMO BA), Data I/O mask (DRAMO LDQMO and DRAMO UDQM1) and data bus (DRAM DQ) being set, the data are written onto the SDRAM [15].

1	Node	442 gm [438 440]	44		4	1. 1.	45 4	4 .4	4	ei 449
Type Alies	Name	2180 45 2187 2172 2174 2176 3	21/16 21/80 21/82 21/84 21	101 2	088 2198 2192 2194	2196 2198 2	200 2202 2204	2264 2208 22	10 22,52 22,14	22,14 22,18 22,24
34	IT ADON	TLR.		1			7.h	State States		
19	+ DRAMU_A	COARS COUPS X / FEBR	X 1FF78 X 91368		ALLEN X			1877	n.	
35	+ DRAMN_BA	16				101010	the second	2014-22 Holds		
3	DRAME_WE_N	0	in the second second		110	1.1.	111 112 121	1000		1000
15	DRAMO_CAS_N	0								
15 1	DRAME_CKE	1								
15	DRAMO_CLK	1								
14	DRAMI CS 1	0					-			
2	DRAMS LOOMS	1								
35	DRAMS RAS N									
25	DRAMI LOOM1	0	11 2221 223 11			AL		The Mile		
24	9 DRAMILA	1FFFb.				1	i in			
	# DRAM1_BA	14	Let the				(h) (20) (20)			
15	DRAM1_CAS_N	1			La		1 1	101		
15	DRAMS_CKE	-1								
25	DRAM'T CLK									
24	DRAM1 CS N	1					-			1 P. 1
25	DRAM1 LOGME	0								
25	DRAMT RAS N							the second second		
	DRAM1 LIDOM1	1				11.0		and the second second		
25	DRAM1 WE N				1.50			1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
0	+ DRAM_DQ	(FEFF/0008 FFFF/070h X	E HEARING AND A STREET	1				FEFFORMER		

Fig. 13. Captured waveform of storing data from ADC output to SDRAM 1 using SignalTap II

÷.	Node	55 sgme	64	6 5	1	际,	6	8 6	\$2 N	9 7,	1 1
Type Alias		319Valug20	314 316 318	320		324	326 328 330	332 334 33	6 338 340	342 344 34	6 348 350
34	= ADCRI	85h	and the second second	1	12.00	1.5.4.2		the state of the state		ō:h	a set and the set of the
25	= DRAM0_A	0079	1FTTh	1 0079h	X	000Fh	X				1FFFh
19	E DRAMO BA	(h	18	1						.0h	
24	DRAMD_CAS_N			1	1						20 million 1
18	DRAM0_CKE	1									
20	DRAMO CLK	1.									
100	DRAM0_CS_N	1 0					10.5				
21	DRAMO_LDQM0	0		1.0							1
98	DRAMD_RAS_N	1 0									
25	DRAM0_UDQMH	0									
巡回	DRAMD WE N										
25	= DRAM1_A	SEFFER	21 21							MITTH.	
階	= DRAM1_BA	dh					and the second second	and the second s		Sh	0.000
-911	DRAM1_CAS_N	1									
생	DRAM1_CKE	1								-	
35	DRAM1_CLK										
241	DRAM1_CS_N	1									
20	DRAM1_LDQM0	D		1						in the second second	
35	DRAMT_RAS_N	1				1 1 1 1					
245	DRAM1_UDQM1	1	1					10.5			
28	DRAMI_WE_N	1									
29	= DRAM_DQ	FFFFaddoh	FFFFB	35h		X				FFF	FE181h

Fig. 14. Captured waveform of reading data from the SDRAM 1 by using SignalTap II

INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2016, VOL. 62, NO. 3, PP. 283-288 Manuscript received February 24, 2016; revised September, 2016. DOI: 10.1515/eletel-2016-0039

16	Node	242 gm 241			242				243		244		245		248		247					
TypeAllas	Name	1179ab/176 1171	1172 1	173 1174	1175	1176	1177	1178	1179	1100	1181	1182	1183	1184	11,05	11,86	1197	1108	1189	1150	1191	1192
-	# ADCIN	150	-11/	1 (n)								-	5.0		88h	11		10		- 01	- 11	
時時間	= DRAMI_A	SFEFA													TFFFh							_
3	E DRAM BA	0h										-			Mit.							
12	DRAMD_CAS_N	1									-											
15	DRAM0_CKE	T																				
13	DRAM0_CLK																					
105	DRAME CS N	1																				
00.02	DRAM6_LOQM0	9							_		_		_					117		-		
3	DRAME_RAS_N	1																		_		
12	DRAMP_UDQM1	0	_		-								_		_		_					
25	DRAM0_WE_N		_																			
	= DRAM1_A	00001	1	FER	-	00205		003 h	- C.		10.5Eh		×			01	Ch			X		
25	* DRAM1_BA	05			1		_	_					- la		(0)							_
25	DRAM1_CAS_N	1.00					-			1			12		-	1						
2	DRAM1_CKE	1																				
202	DRAM1_CLK	Sector Sector																				
15	DRAM1_CS_N	0					_	_	_		_	_	_		_		_					
15	DRAM1_LOQM0								-				-		_							
3	DRAM1_RAS_N	9				1																1
25	DRAM1_UDQM1	La United in	2		_			_	_		-	_	1	144	-		_					
25	DRAM1_WE_N			100003333007					-		1	-	-	100	1					_	111	ALC: NO.
14	H DRAM_DQ	FIEFA203h		rtft azith				100.00 \$10	h	107082839	1 N	66 (23.1b		ACTORIZED	X							Sere azerth.

Fig. 15. Captured waveform of storing resulting data to the SDRAM 2 by using SignalTap II

In Fig. 14, the captured waveform of the read operation on the SDRAM 1 is presented. The yellow box in Fig. 14 shows the 8-bit read operation on the SDRAM 1 with the address of 00BFH to the obtained data value of 81H (since DRAM DQ is a 32-bit bus, the two least significant bytes are the data value). The read operation is similar to the write operation explained previously, but with the difference that the write enable signal (DRAMO WE N) remains high [8]. In this read operation, there is a latency delay after the write operation has been carried out. The purpose of reading data from the SDRAM 1 is to allow the algorithm to run on the data. In Fig. 15, the captured waveform presents the write operation on data storing in the SDRAM 2 (DRAM1). The purple box shows the write operation of data 83H on the SDRAM 2 with the address of 003AH (since DRAM DQ is a 32-bit bus, the fifth and sixth byte from the least significant byte are the data values for the SDRAM 2). The blue box shows the write operation of data value 7D86H on the SDRAM 2 with the address 003BH. From the purple box in Fig. 15, the write operation is carried out twice with the data I/O mask bus (DRAM1 LDQM0 and DRAM1 UDQM1) being toggled. This is to allow the high byte value being stored in the SDRAM 2 before the lower byte value is stored. The writing operation in Fig. 15 shows that the resulting data are stored to the SDRAM 2.

TABLE 2 TOTAL LOGIC ELEMENTS AND POWER DISSIPATION FOR THE PROPOSED MICROPROCESSOR SYSTEM

Total Logic Elements	Total Thermal Power Dissipation	Core Static Thermal Power Dissipation	I/O Thermal Power Dissipation
4,995	218.26 mW	155.03 mW	49.53 mW

Based on the compilation report, the total number of logic elements for the proposed microprocessor system is around 4,995. From the PowerPlay Power Analyzer report, the total thermal power dissipation for the proposed system is 218.26 mW, where the core static thermal power dissipation is around 155.03 mW and the I/O thermal power dissipation is 49.53 mW. Table II tabulates the total logic elements and the power dissipation for the proposed system with different timer module periods. The PowerPlay Power Analysis is carried out

using 12.5% of the default toggle rate for the input I/O signal, and the toggle rates of the remaining signals are vectorless estimated.

V. CONCLUSION

In this paper, a microprocessor system loaded with a heartmeasurement algorithm is implemented. rate The microprocessor system is implemented using FPGA hardware and interfaces with an ADC and a pulse sensor. In a literature review, several existing microprocessor systems using a pulse signal-based sensor are discussed. An experiment is carried out to analyse the functionality of the microprocessor system loaded with the algorithm. The results show that the heart rate detected is within the range of a normal human heart rate. The signal flow of the microprocessor system is observed and analysed. Based on the power analysis results, the proposed microprocessor system has a total power dissipation of around 218.26 mW. In future work, the heart-rate monitoring system will be fabricated into a portable device that allows real-time heart-rate monitoring.

REFERENCES

- K. Trimmel, J. Sacha, and H. V Huikuri, *Heart Rate Variability: Clinical Applications and Interaction between HRV and Heart Rate*. 2015.
- [2] J. Lee, K. Matsumura, K. I. Yamakoshi, P. Rolfe, S. Tanaka, and T. Yamakoshi, "Comparison between red, green and blue light reflection photoplethysmography for heart rate monitoring during motion," in *Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS*, 2013, pp. 1724–1727.
- [3] B. Sangeeta and S. Laxmi, "A Real Time Analysis of PPG Signal for Measurement of SpO2 and Pulse Rate," *Int. J. Comput. Appl.*, vol. 36, no. 11, pp. 45–50, 2011.
- [4] Y. Maeda, M. Sekine, and T. Tamura, "The advantages of wearable green reflected photoplethysmography," *J. Med. Syst.*, vol. 35, no. 5, pp. 829–834, 2011.
- [5] Y. Yang and K. Tang, "A pulse oximetry system with motion artifact reduction based on Fourier analysis," in 2014 IEEE International Symposium on Bioelectronics and Bioinformatics (IEEE ISBB 2014), 2014, pp. 1–4.
- [6] G. Guo, Z. Li, and F. Yang, "Design of high speed pulse data acquisition system based on FPGA and USB," in 2011 International Conference on Multimedia Technology, 2011, no. 072102330025, pp. 5374–5376.
- [7] H. Liu, Y. Wang, and L. Wang, "FPGA-based remote pulse rate detection using photoplethysmographic imaging," in 2013 IEEE International Conference on Body Sensor Networks (BSN), 2013,



- pp. 1–5.
 [8] P. An and M. Zeng, "Pulse Monitoring System Based on Feedback Algorithm," in *Proceedings of the 10th World Congress on Intelligent Control and Automation*, 2012, no. 1110086, pp. 4211– 4214.
- [9] Q. Gong, G. Li, P. Sun, and Y. Pang, "Design and Implementation of Pulse Signal Detection System Based on Bluetooth Transmission," *Int. J. Control Autom.*, vol. 8, no. 7, pp. 141–148, 2015.
- [10] "8-Bit uP Compatible A/D Converters," ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 datasheet, December 1994, 1995.
- [11] "Qsys System Design," *Altera Corporation*, April. 2011.
- [12] Nios II Processor Reference Handbook. Altera Corporation, 2014.
- [13] "Pulse Sensor Amped," 2015. [Online]. Available:
- http://pulsesensor.com/pages/pulse-sensor-amped-arduino-v1dot1.
 "Using SignalTap II Embedded Logic Analyzers in SOPC Builder Systems," *Altera Corporation*, November. 2007.
- [15] "256-MBIT SYNCHRONOUS DRAM," IS42S83200B datasheet, Integrated Silicon Solution, Inc., 2007.