

Design and Analysis of a Two-Stage OTA for Sensor Interface Circuit

Siti Nur Syuhadah Baharudin¹, Asral Bahari Jambek² and Rizalafande Che Ismail³

School of Microelectronic Engineering, Universiti Malaysia Perlis, Malaysia

¹siti_nursyuhadah@yahoo.com.my, ²asral@unimap.edu.my and ³rizalafande@unimap.edu.my

Abstract—This paper discusses the design of an operational transconductance amplifier (OTA) circuit for use in a capacitive sensor interface circuit. The OTA converts a differential voltage input into the current as part of a switched capacitor integrator module. In this paper, a two-stage OTA is proposed which has high gain, high output swing and low noise. The circuit was implemented using 0.13 μm Silterra CMOS technology and simulated using the Mentor Graphic Design Architect software package. The results show that the OTA is able to achieve 74 dB gain and 20 KHz bandwidth when operated using a 2.5 V power supply, with a total power consumption of 1.3 mW.

Keywords— *Operational transconductance amplifier (OTA); Two-stage amplifier, Capacitive sensor interface circuit.*

I. INTRODUCTION

Sensors are widely used in today's applications, such as in biomedical and environmental monitoring and instrumentation [1, 3]. These sensors are used to detect various signals, such as light, position and movement. In biomedical applications, smart devices combine several sensors into a single circuit to detect various physiological signals, such as blood-sugar level, heartbeat rate and the presence of any toxic agents [2-3]. To combine these sensors efficiently, they must be connected to a multi sensor interface circuit that can support a variety of sensors using a single circuit [4]. Thus, such a circuit must be able to support a wide variety of sensor types, such as voltage, current, capacitance and resistance, and must also be able to provide a useable signal for further processing and communication with the microsystems' controller [2].

Among various sensor types, capacitive sensing has the capability to detect a variety of parameters, such as proximity detection, position detection, pressure detection and microelectromechanical system [5-6]. A capacitive sensor interface circuit is needed for capacitive-based sensing and is useful in microsystems applications due to its low power and high sensitivity [3]. The basic building block of a capacitive sensor interface circuit is the switched

capacitor integrator. Most switched capacitor integrators utilize a two-stage amplifier to produce high gain that cannot be obtained using a single-stage amplifier [18].

This paper discusses the design of an operation transconductance amplifier (OTA), which is the basic building block of a switched capacitor integrator. While there are many types of OTAs available in the literature, this work focuses on the two-stage OTA, since the circuit can produce the required output current and gain for capacitive sensing applications [6-8, 10].

This paper is organized as follows. Section 2 discusses various types of OTA available in the literatures. The OTA design methodology is elaborated in Section 3. Section 4 highlights the experimental results obtained in this work. Finally, Section 5 concludes this paper.

II. OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA) TOPOLOGY

In this section, three types of OTA will be discussed and their performance will be compared. These topologies comprise two-stage, telescopic and folded cascade OTAs. The advantages and disadvantages of each topology will be highlighted.

A. Two-stage OTA

The two-stage OTA circuit is shown in Fig. 1. This circuit consists of eight main transistors, with each transistor performing a specific function. Transistors M1 and M2 are the input for the first stage (differential amplifier), which converts voltage signals into current. Transistors M3, M4, M5 and M8 act as a current mirror, while transistors M6 and M7 form the second-stage amplifier. This topology has the advantage of providing higher gain because the second stages provide higher output voltage swing. The disadvantage of this circuit is that it consumes more power

and gives negative power supply rejection (PSR) at higher-frequencies [13].

B. Telescopic OTA

Fig. 2 illustrates the telescopic OTA. This structure is called a ‘telescopic cascade op-amp’ because the transistors are cascades between the power supplies in series and the transistor in the differential pair. This design increases the output impedance and voltage gain due to the cascade transistor and has low power consumption. Its output swing is very small and it is not suitable for applications where the input and output need to connect directly, since this reduces its linearity range [13-14].

C. Folded cascade OTAs

The folded cascade OTA is shown in Fig. 2. This circuit is called ‘folded cascade’ because it folds down n -channel cascade active loads of a differential pair and replaces the input transistor with a p -channel MOSFETs [11]. The PMOS transistors M9 and M10 are used as a differential input stage to charge the Wilson mirror (M5, M6, M7 and M8). The NMOS transistors M11 and M12 provide the DC bias voltages to transistors M5 through to M8. This topology improves the output swing compared to other topologies because it consists of fewer transistors at the output stage. In addition, this topology has a better high-frequency power supply rejection ratio (PSSR) and a wider frequency response compared to the two-stage OTA. However, this topology consumes more power and contributes to greater noise [12-14].

Table 1 summarizes the comparison of the different OTAs. Based on the table, the two-stage OTA has higher gain compared with the other topologies. This comes with lower speed compared to the other topologies. Among these three circuits, the folded cascade has a higher speed compared with the others. In this work, as part of a switch capacitor circuit for a capacitive sensor interface circuit, the two-stage OTA is chosen due to its high gain, which is critical for this type of application. In the next section, the design of this two-stage OTA is discussed in detail.




Figure 1. Two-stage OTA [16].




Figure 2. Telescopic OTA [11].




Figure 2. Folded cascade OTA [11].

TABLE I: COMPARISON OF DIFFERENT TOPOLOGIES [13]

Topology	Gain	Output Swing	Speed	Power
Two-stage	High	Highest	Low	Medium
Telescopic	Medium	Medium	Highest	Low
Folded cascade	Medium	Medium	High	Highest

TABLE II: OTA SPECIFICATION

Specifications	Value
Differential gain, A_v (dB)	≥ 70
Gain bandwidth product, GBW (MHz)	≥ 20 KHz
Phase margin, PM (degree)	≥ 60
Slew Rate, SR (V/ μ s)	≥ 40
Average Power consumed, P(mW)	< 5
Power source, Vdd (V)	2.5
Output load capacitance, CL (pF)	3
Compensation Capacitance, Cc (pF)	1.1
Input offset voltage, Vos (V)	10mV

III. METHODOLOGY

In this section, the design of the two-stage OTA, as shown in Fig. 1, is discussed. The initial specification of the design is set as shown in Table II. We use the gm/Id methodology to determine the transistor sizing (W/L) for each transistor in the OTA circuit [16]. The design started by estimating the value of the compensation capacitor, Cc. For a 60° phase margin, the following equation is used:

$$C_c = 0.22 \times CL \gg C_c = 3\text{pF} \quad (1)$$

Next, the bias current, I_{bias} , was determined based on the slew rate specification. $I_{\text{bias}} = 80 \mu\text{A}$ was estimated as given by the following equation:

$$I_{\text{bias}} = SR \times C_c \quad (2)$$

When $V_{\text{gd}3} = 0$, the transistor M3 is in a saturation region. As the systematic offset condition provides that the drain voltage of M4 is equal to the drain voltage of M3. M2 and M1 have same value. Next, the transistor sizing for M8 is determined from $V_{\text{gd}8} = 0$, where it operates in a saturation region. The size of transistors M5 and M6 will be calculated next using the current mirror concept with transistor M8.

In this design, the transistor length is set to $L = 1 \mu\text{m}$. Based on the above discussion, $W_1 = W_2$, $W_3 = W_4$ and $W_5 = W_8$. Thus, I_1 , I_5 and I_7 can be expressed according to equations (3) to (5). In this design, we used a cascade current mirror (M9-M13) as a biasing circuit for M8.

$$I_5 = ((W_5/L_5) / (W_8/L_8)) \times I_{\text{bias}} \quad (3)$$

$$I_7 = ((W_6/L_6) / (W_8/L_8)) \times I_{\text{bias}} \quad (4)$$

$$I_1 = I_5/2 = 1/2 ((W_5/L_5) / (W_8/L_8)) \times I_{\text{bias}} \quad (5)$$

TABLE III: OTA PARAMETER VALUE.

Devices	Value	
	W	L
M1,M2	10 μm	1 μm
M3,M4	20 μm	1 μm
M6	200 μm	1 μm
M7	100 μm	1 μm
M8,M5	40 μm	1 μm
M9,M10,M11,M12,M13	25 μm	1 μm
Supply voltage	Vdd=2.5V	
Load Capacitance (CL)	3pF	
Compensation Capacitor	1pF	
Bias current, I_{bias}	70 μA	

IV. RESULTS AND DISCUSSION

Fig. 4 shows the finalized schematic of the two-stage OTA, while Table III shows the final transistor size for the two-stage OTA. The circuit has been designed using the Silterra 0.13 μm CMOS technology and simulated using the Mentor Graphic Design Architect software package. Various circuit characteristics are simulated for the OTA, such as the gain, phase margin, power consumption, slew rate and input range common mode (ICMR).

Fig. 5 shows the simulated AC analysis of the two-stage OTA. Based on the figure, a 62° phase margin, 74 dB gain and 20 KHz bandwidth are obtained. Fig. 6 shows the slew rate simulation results. It is measured by applying a step signal ranging from 0.1 V to 1.4 V. From the figure, the value for the slew rate is 47.90 V/ μs and the setting time is 19.69 ns.

Fig. 7 shows the result for the ICMR. These characteristics are measured using a unity gain configuration. A DC transfer sweep is plotted and the linear parts of the curve show the input common mode voltage range at around 0.3 V to 2.5 V. Fig. 7 shows the results for the voltage output swing. It is simulated in DC analysis using the ELDO simulator. The output swing can be determined from the saturation at 2.4 V. Table IV summarizes the overall characteristics of the designed OTA.

Table V compares our work with other existing work in the literature. From the table, our design is able to achieve higher gain in comparison. This comes at the cost of higher power consumption and a smaller gain bandwidth as compared to the literature.




Figure 4. Two-stage OTA simulation circuit.




Figure 7. ICMR two-stage OTA.




Figure 5. Output of the AC analysis.




Figure 8. Output swing of the two-stage OTA.




Figure 6. Slew rate of the two-stage OTA.

TABLE IV: SIMULATION RESULTS FOR THE TWO-STAGE OTA

Specifications	Value
Technology	Silterra0.13μm
Power supply (V)	2.5
Differential gain, AV (dB)	74
Gain bandwidth product,GBW	20khz
Phase margin, PM (degree).	62°
Slew rate, SR (V/μs)	47.90
Average power consumed (mW)	1.3
ICMR (V)	0.2<ICMR>2.5
Output swing (V)	2.4

TABLE V: COMPARISON OF VARIOUS OTA TOPOLOGIES

Specifications	[17]	[19]	This work
Technology	0.18 μ m	0.35 μ m	0.13 μ m
Topologies	Folded cascode	Telescopic	Two-stage
Power supply (V)	1.8	2.5	2.5
Differential gain, AV (dB)	68.53	40	74
Gain bandwidth product, GBW (Hz)	0.2M	60M	0.1K
Phase margin, PM (degree).	66°	70°	62°
Average power consumed (mW)	0.04	0.0026	1.3

V. CONCLUSION

A capacitive readout circuit is important in multi-sensor interface circuits. The aim of this work has been to design a two-stage OTA which forms the basic building block of a capacitive readout circuit. The circuit was designed using 0.13 μ m Silterra CMOS technology and achieved 74 dB gain, a \sim 48 V/ μ s slew rate, 1.3 mW power consumption, a 62° phase margin, and 20 KHz gain bandwidth. In the next phase of this work, the circuit will be integrated with other components to form a capacitive interface in a multi-sensor interface circuit for a bio-analyzer

REFERENCES

- [1] B.Calvo, C.Azcona, N.Medrano and S.Celma, "A Low Cost VFC for Low Power Sensor Interfaces", IEEE, 2010.
- [2] H.Singh Raghav and S.Maheshwari, "Design of Low Voltage OTA for Biomedical Application", IEEE, 2013.
- [3] J.Zhang and A.Mason, "Characterization of a Configurable Sensor Signal Conditioning Circuit for Multi-Sensor Microsystem", IEEE, 2004.
- [4] C.Yang, A.Mason, J.Xi and P.Zhong, "Configurable Hardware Efficient Interface Circuit for Multi-Sensor Microsystem", IEEE, 2006.
- [5] N.Yazdi, A.Mason, K.Najafi and K.D.wise, "A generic Interface Chip for Capacitive sensors in Low Power Multi Parameter Microsystem", Sensor and Actuator, 2000, pp.351-361.
- [6] T.Singh, T.Seather and T.Ytterdal, "Current-Mode Capacitive Sensor Interface Circuit with Single-Ended to Differential Output Capability", IEEE Transactions On Instrumentation And Measurement, Vol.58, No 11, Nov. 2009.
- [7] W.Bracke, P.Merken, R.Puers and C.V.Hoof, "Ultra-Low-Power Interface Chip for Autonomous Capacitive Sensor Systems", IEEE Transactions on Circuits and Systems, Vol.54, N0.1, Jan. 2007.
- [8] M.M.Sorkhabi and S.Toofan, "Design And Simulation Of High Performance Operational Transconductance Amplifier", Canadian Journal on Electrical and Electronics Engineering Vol.2, No.7, July 2011.
- [9] Fernando Paixao Cortes, Eric Fabris and Sergio Bampi, "Analysis and Design of Amplifiers and Comparators in CMOS 0.35 μ m Technology", Microelectronics Reliability, Sept. 2003.
- [10] B.H.Soni and R.N.Dhavse, "Design Of Operational Transconductance Amplifier using 0.35 μ m Technology", International Journal of Wisdom Based Computing, Vol.1(2), Aug. 2011.
- [11] Houda Daoud, Samir Ben Salem, Sonia Zouari and Mourad Loulou, "Folded Cascode OTA Design for Wide Band Application", IEEE, 2006.
- [12] R.S.Assad and J.S.Martinez, "The Recycling Folded Cascode : A General Enhancement of the Folded Cascode Amplifier", IEEE Journal Of Solid State Circuits, Vol.44, Sept. 2009.
- [13] Kalpesh B.Pandya and Kehul A.Shah "Performance Evolution of Different Types of CMOS Operational Transconductance Amplifier", International Journal Of Science and Research (IJSR), Vol.2(3), Mar. 2013.
- [14] Shailesh B.Nerurkar and Khalid H. Abed "Cmos Fully Differential Operational Transconductance Amplifier Design for Delta Sigma Modulator", IEEE, 2008.
- [15] F.Silveira, D.Flandre and PGA Jespers : "A gm/Id based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon on insulator micropower OTA "IEEE Journol of solid state circuits, vol.31, Sept.1996
- [16] R.Laajimi, N.Gueddah and M.Masmoudi, "A Novel Design Method of Two-Stage CMOS Operational Transconductance Amplifier used for Wireless Sensor Receiver", International Journal of Computer Applications, Vol.39, Feb. 2012.
- [17] A.K.Mal, R.Todani, "A Digitally Programmable Folded Cascode OTA With Variable Load Applications", IEEE Symposium On Industrial Electronics And Applications (ISIEA2011), 2011
- [18] Franco Maloberti, Analog Design for CMOS VLSI Systems, Kluwer Academic Press, 2001.
- [19] Kalseph B. Pandya and Kehul A.Shah, "Design and Analysis of CMOS Telescopic Operational Transconductance Amplifier for 0.35 μ m Technology", International Journal of Science and Research (IJSR), Vol 2, pp. 87-90, March 2013.